← GALLERY VIII EXHIBITS
Moore's Law
GALLERY VIII

Moore's Law

Moore's Law—the empirical observation that transistor density doubles roughly every two years—emerged from semiconductor physics in 1965 and became the organizing principle of digital acceleration, enabling the computational revolution from mainframes to smartphones within a single human lifetime.
Gordon Earle Moore (b. 1929), co-founder of Intel Corporation, articulated the observation in a 1965 Electronics Magazine article that would define five decades of silicon progress. Moore was not a theorist but an empiricist: examining the trajectory of integrated circuit complexity from 1959 onward, he extrapolated a doubling period of 18–24 months. His insight—later named Moore's Law by Carver Mead—became neither prediction nor law but a self-fulfilling industrial target. Moore's modesty about his own discovery was characteristic: he called it an observation, not a law of physics. His co-founder David Noyce and the Intel engineering teams (Andy Grove, Ted Hoff, Federico Faggin) transformed the observation into a manufacturing and design discipline that would outlast Moore himself into the 21st century.

Specifications

Peak Density
~92 billion transistors (2023 NVIDIA H100)
Starting Point
~2,300 transistors (1965 Intel 4004 predecessor)
Doubling Period
18–24 months (later refined to 24 months)
Driving Factors
Photolithography refinement, die-shrinking, process node advancement
Original Medium
Electronics Magazine, 2-page article
Validity Debate
Slowing c. 2015–present; sub-3 nm nodes show diminishing returns
Observation Date
April 19, 1965
Timespan Covered
1959–present (64+ years)
Applicable Technology
Planar silicon integrated circuits

Engineering

Moore's Law is not an engineering specification but an empirical regularity that *drives* engineering targets. The mechanism: as photolithography wavelengths shrink (from 10 µm in 1965 to 3 nm in 2023), more transistors fit on a fixed die area. Each process node—a marketing term for a generation of fabrication—reduces feature size by ~30%, doubling transistor count within the doubling period. Intel, TSMC, and Samsung organized their R&D roadmaps around this target, treating it as a binding constraint. The physics became harder: quantum tunneling, leakage current, and heat dissipation emerged as limiting factors by the 2010s. Chipmakers responded with 3D stacking (FinFET, GAA transistors), heterogeneous integration, and chiplet architectures—engineering workarounds when planar scaling hit thermodynamic limits. Moore's Law thus became a self-imposed discipline: not a natural law but a manufacturing and design commitment that shaped the entire semiconductor industry's capital allocation, talent recruitment, and strategic planning for 58 years.

Parts & Labels

The Limit
Quantum effects, thermal dissipation, and manufacturing variance become dominant below 7 nm
The Metric
Transistors per mm² or transistors per dollar (the true measure of Moore's Law's economic impact)
The Corollary
Computing power per dollar doubles at the same rate (cost per transistor halves)
The Mechanism
Photolithography wavelength reduction (λ shrinkage) → smaller feature size → higher density
The Constraint
Die size (typically 100–500 mm²) remains constant; all gains come from shrinking transistor dimensions
The Workaround
3D stacking, chiplets, heterogeneous integration replace planar scaling post-2015
The Observation
Moore's empirical statement: transistor count per unit area doubles every 18–24 months

Historical Overview

Gordon Moore's 1965 observation emerged from a decade of rapid progress in integrated circuit design. In 1959, the first practical IC contained ~10 transistors. By 1965, the Intel 4004 (designed by Ted Hoff and Federico Faggin, fabricated by 1971) would pack 2,300 transistors on a 10 mm² die. Moore, examining the trend, projected that the number of transistors on a chip would double every 18–24 months—a rate driven not by physics alone but by the economics of photolithography improvement and the competitive pressure of the semiconductor industry. For the next 50 years, this observation held with remarkable fidelity. The Intel 8008 (1972) had 3,500 transistors; the 8086 (1978), 29,000; the Pentium (1993), 3.1 million; the Core i7 (2008), 731 million; the NVIDIA H100 (2023), 92 billion. The law enabled the personal computer revolution (1980s), the internet (1990s), mobile computing (2000s), and artificial intelligence acceleration (2010s–2020s). By 2015, however, the physical limits of silicon became apparent. Quantum tunneling, electromigration, and heat density made further shrinking increasingly difficult and expensive. TSMC's 3 nm process (2022) cost $20 billion to develop. The doubling period slowed to 3–4 years. Yet the law's cultural and strategic grip remained absolute: chipmakers continued to pursue it, redefining 'node' names and adopting 3D architectures to sustain the illusion of Moore's Law's continuation.

Why It Existed

Moore's Law was not invented; it was observed. Gordon Moore, examining historical data on integrated circuit complexity, noticed a consistent exponential trend and extrapolated it forward. The underlying cause was the relentless improvement in photolithography—the art of printing smaller features onto silicon. Each generation of photolithography tools (from contact printing to projection lithography to extreme ultraviolet) reduced the minimum feature size, allowing more transistors per unit area. The economic incentive was overwhelming: smaller transistors meant lower cost per transistor, which drove demand for chips in computers, consumer electronics, and telecommunications. The semiconductor industry, led by Intel, made Moore's Law a self-fulfilling prophecy by organizing its entire R&D and capital strategy around achieving the doubling target. It became a cultural norm, a competitive necessity, and a roadmap for the digital revolution. Moore's Law thus existed because (1) physics allowed it, (2) economics demanded it, and (3) industry committed to it.

Daily Use

Moore's Law was never a tool used by engineers or technicians in daily work. Rather, it was a strategic compass for semiconductor companies, chip architects, and technology investors. Intel executives used it to set long-term R&D budgets and manufacturing roadmaps. Chip designers used it to project future performance targets and plan for next-generation products. Investors used it to forecast earnings growth and justify valuations of semiconductor stocks. Computer manufacturers (Apple, IBM, Compaq) used it to plan product cycles, knowing that every 18–24 months, a new processor generation would offer double the transistor count and roughly 40–50% more performance. Software developers used it to justify writing increasingly complex code, trusting that hardware would catch up. Venture capitalists used it to evaluate startup pitches: any technology that required more than a few Moore's Law cycles to become viable was considered too risky. By the 2010s, as the law began to slow, its daily use shifted: chipmakers invoked it defensively, explaining delays in new nodes; AI researchers celebrated it retroactively, noting that the exponential growth in compute had enabled deep learning; and technologists debated whether it was truly ending or merely entering a new phase.

Crew / Personnel

Ted Hoff
Intel engineer; designed the 4004 microprocessor (1971)
Andy Grove
Intel president and CEO (1979–1998); enforced Moore's Law as manufacturing discipline
Carver Mead
Caltech computer scientist; coined the term 'Moore's Law' in the 1970s
David Noyce
Co-founder, Intel; led early IC development at Fairchild Semiconductor
Morris Chang
Founder, TSMC (1987); made Moore's Law a foundry business model
Pat Gelsinger
Intel CEO (2021–2024); attempted to revive Moore's Law through process leadership
Jen-Hsun Huang
NVIDIA CEO; leveraged Moore's Law for GPU acceleration (1999–present)
Federico Faggin
Intel engineer; led 4004 fabrication; pioneered silicon-gate technology
Gordon E. Moore
Co-founder, Intel; author of the 1965 observation; physicist and chemist by training
Photolithography Engineers
Unnamed thousands at ASML, Canon, Nikon who built the tools that made shrinking possible

Construction

Moore's Law was not constructed; it was articulated. Gordon Moore wrote a two-page article in Electronics Magazine on April 19, 1965, titled 'Cramming More Components onto Integrated Circuits.' He examined historical data from 1959 to 1965, plotted transistor count against time on a semi-log graph, and observed a linear trend on the log scale—indicating exponential growth. He extrapolated the trend forward and predicted that the number of transistors per chip would continue to double every 18–24 months for at least another decade. The article was brief, data-driven, and cautious in tone. Moore made no claim to have discovered a law of nature; he simply reported what he saw in the data and what he expected to continue. The 'construction' of Moore's Law as a cultural force happened afterward: Carver Mead named it in the 1970s; Intel's leadership, particularly Andy Grove, made it a corporate mandate; the semiconductor industry adopted it as a shared target; and technology media amplified it into a quasi-religious principle. By the 1990s, Moore's Law had become a self-reinforcing prophecy: chipmakers invested billions to meet the target, which validated the law, which justified further investment. The 'construction' was thus not of a physical object but of an industrial consensus and a strategic discipline.

Variations

Rock's Law
Cost of semiconductor fabrication plant doubles every 4 years; unsustainable trajectory
Amdahl's Law (1967)
Speedup from parallelization is limited by serial portions; constrains Moore's Law benefits
Koomey's Law (2011)
Energy efficiency (computations per joule) doubles every 1.57 years; independent of Moore's Law
Chiplet Architecture
Multiple smaller dies integrated on one substrate; economically viable alternative to monolithic scaling
Dennard Scaling (1974)
Related principle: as transistors shrink, power density remains constant; broke down c. 2005
Heterogeneous Integration
Combining different process nodes on one die; allows continued density growth without full-node shrinking
Original Moore's Law (1965)
Transistor count doubles every 18–24 months; applies to planar silicon ICs
Extended Moore's Law (post-2015)
Transistor count still grows, but via 3D stacking and chiplets, not planar shrinking

Timeline

DateEvent
1959First integrated circuits fabricated; ~10 transistors per chip Fairchild Semiconductor and Texas Instruments independently develop planar ICs
1965Gordon Moore publishes observation in Electronics Magazine Moore predicts doubling every 18–24 months for at least 10 years
1971Intel 4004 microprocessor: 2,300 transistors, 10 µm process First commercial microprocessor; designed by Ted Hoff, fabricated by Federico Faggin
1978Intel 8086: 29,000 transistors, 3 µm process 16-bit processor; foundation of x86 architecture; enables personal computers
1974Dennard Scaling principle articulated Robert Dennard describes proportional shrinking of transistor dimensions and voltage
1993Intel Pentium: 3.1 million transistors, 0.8 µm process 32-bit processor; enables mainstream personal computing
1987TSMC founded by Morris Chang First semiconductor foundry; enables Moore's Law as a service business
2005Dennard Scaling breaks down; power density becomes limiting factor Leakage current and heat dissipation prevent further voltage scaling
2008Intel Core i7: 731 million transistors, 45 nm process Multi-core processor; marks transition from single-thread to parallel scaling
2015Moore's Law slows visibly; 14 nm process becomes industry bottleneck Photolithography wavelength approaches physical limits of light diffraction
2022TSMC 3 nm process enters production; NVIDIA H100 GPU: 92 billion transistors Highest density achieved; represents 51-year continuation of Moore's Law
2024Moore's Law enters 'extended' phase; 3D stacking and chiplets become primary scaling strategy Planar shrinking becomes economically unviable; heterogeneous integration replaces monolithic scaling

Famous Examples

Intel 4004 (1971)
2,300 transistors; 10 µm; 4-bit; calculator processor; validated Moore's early projection
Intel 8086 (1978)
29,000 transistors; 3 µm; 16-bit; foundation of x86 and IBM PC
Intel 80386 (1985)
275,000 transistors; 1 µm; 32-bit; enabled Windows and modern computing
NVIDIA H100 (2023)
92 billion transistors; 3 nm; 816 mm² die; AI accelerator; highest density achieved
Intel Core I7 (2008)
731 million transistors; 45 nm; quad-core; mainstream multi-core processor
Intel Pentium (1993)
3.1 million transistors; 0.8 µm; 32-bit; mainstream PC processor
NVIDIA GTX 480 (2010)
3 billion transistors; 40 nm; GPU; enabled CUDA and GPU computing
Intel Pentium 4 (2000)
42 million transistors; 180 nm; 32-bit; peak of single-core frequency scaling
Apple A14 Bionic (2020)
11.8 billion transistors; 5 nm; ARM-based; smartphone SoC; demonstrates Moore's Law on mobile
Intel Core 2 Duo (2006)
291 million transistors; 65 nm; dual-core; transition to multi-core era
Intel Core Ultra (2024)
~32 billion transistors; Intel 7 (10 nm equivalent); heterogeneous architecture with P-cores, E-cores, and GPU

Archaeological Finds

Moore's Law is not an artifact subject to archaeological discovery; it is a documented historical observation. However, the *evidence* for Moore's Law exists in museum collections and archives: (1) Gordon Moore's original 1965 Electronics Magazine article, held in the Smithsonian Institution archives and the Intel Museum (Santa Clara, California); (2) The Intel 4004 die itself, preserved at the Intel Museum and the Smithsonian's National Museum of American History; (3) Wafer samples from each major process node (10 µm, 3 µm, 1 µm, 0.8 µm, etc.), archived at TSMC, Intel, and Samsung fabrication plants; (4) Photolithography masks and tools from each generation, some preserved at the ASML headquarters (Netherlands) and in technology museums; (5) Original design documents and simulation records from Intel's archives, some declassified and donated to academic institutions. The 'archaeology' of Moore's Law is thus the archaeology of the semiconductor industry itself: preserved in corporate archives, museum collections, and the physical chips that embody the law's trajectory.

Comparison Panel

Moore's Law Vs. Rock's Law
Moore's Law: exponential growth in transistor count. Rock's Law: exponential growth in fabrication plant cost (doubles every 4 years). Rock's Law is unsustainable; it predicts that fab costs will eventually exceed all revenue in the industry.
Moore's Law Vs. Koomey's Law
Moore's Law: transistor count per chip. Koomey's Law: energy efficiency (computations per joule) doubles every 1.57 years. Koomey's Law has held independently since 2000, driven by both Moore's Law and architectural improvements.
Moore's Law Vs. Wright's Law
Moore's Law: empirical observation of semiconductor progress. Wright's Law: cost of a technology decreases by a fixed percentage for each doubling of cumulative production. Both apply to semiconductors; Moore's Law is supply-side (capability), Wright's Law is demand-side (cost).
Moore's Law Vs. Dennard Scaling
Moore's Law: transistor density doubles every 18–24 months. Dennard Scaling: power density remains constant as transistors shrink. Dennard held 1974–2005; Moore's Law continues via multi-core and 3D stacking post-2005.
Moore's Law (Planar) Vs. Moore's Law (Extended)
Original (1965–2015): transistor density via photolithography shrinking. Extended (2015–present): transistor count via 3D stacking, chiplets, and heterogeneous integration. Same outcome (more transistors per package), different mechanism.

Interesting Facts

  • Gordon Moore predicted his own observation would hold for 'at least 10 years' in 1965; it has held for 59 years.
  • Moore's Law is not a law of physics but an empirical regularity and a self-fulfilling industrial prophecy.
  • The term 'Moore's Law' was coined by Carver Mead (Caltech) in the 1970s; Moore himself never called it a law.
  • Intel's Andy Grove made Moore's Law a corporate mandate, organizing R&D budgets and manufacturing roadmaps around the doubling target.
  • The cost per transistor has fallen from ~$1 (1960s) to ~$0.000000001 (2020s)—a 10-billion-fold reduction.
  • Photolithography wavelength has shrunk from 10 µm (1965) to 13.5 nm (EUV, 2022)—a 740× reduction in 57 years.
  • Moore's Law enabled the personal computer (1980s), the internet (1990s), mobile computing (2000s), and AI acceleration (2010s–2020s).
  • TSMC's 3 nm process (2022) cost $20+ billion to develop; the cost of each new process node has doubled every 4 years (Rock's Law).
  • Quantum tunneling and leakage current became dominant factors below 90 nm, making further voltage scaling impossible (end of Dennard Scaling, 2005).
  • The NVIDIA H100 (2023) contains 92 billion transistors—40 million times more than the Intel 4004 (1971), achieved in 52 years.
  • Moore's Law has slowed visibly since 2015; the doubling period has stretched from 18–24 months to 3–4 years.
  • 3D stacking (chiplets, chiplet interconnects) has become the primary strategy for continued transistor count growth post-2020.
  • If Moore's Law had continued at its original 18-month doubling rate, a 2024 chip would contain 10^18 transistors; actual density is ~10^11.
  • The semiconductor industry invests $150+ billion annually in R&D and capital equipment, largely to sustain Moore's Law.
  • Moore's Law has enabled a 10-million-fold increase in computing power per dollar over 59 years (1965–2024).
  • The observation that Moore's Law is 'ending' has been made repeatedly since 2005; the industry has repeatedly found workarounds.
  • Gordon Moore's original 1965 article was only 2 pages long and contained no equations, graphs, or mathematical formalism.

Quotations

  • Text
    The complexity for minimum component costs has increased at a rate of roughly a factor of two per year.
    Attribution
    Gordon E. Moore, 'Cramming More Components onto Integrated Circuits,' Electronics Magazine, April 19, 1965
  • Text
    Certainly three years from now, the major change in the technology will be in the direction of using more and more of the surface of the semiconductor.
    Attribution
    Gordon E. Moore, Electronics Magazine, 1965
  • Text
    If this trend continues, by 1975 the number of components per integrated circuit for minimum cost will be 65,000.
    Attribution
    Gordon E. Moore, 1965 projection (actual 1975: ~100,000 transistors on advanced chips)
  • Text
    Moore's Law is dead. Long live Moore's Law.
    Attribution
    Industry saying, c. 2015, reflecting the shift from planar to 3D scaling
  • Text
    The stone age didn't end because we ran out of stones; it ended because we invented better tools. The same will be true of silicon.
    Attribution
    Andy Grove, Intel CEO, on the future of Moore's Law (paraphrased; exact source uncertain)
  • Text
    We're not going to see the kind of exponential growth in transistor density that we saw in the past. But we will continue to see exponential growth in transistor count per chip.
    Attribution
    Pat Gelsinger, Intel CEO, 2021, on the shift to chiplets and 3D stacking
  • Text
    Moore's Law is a self-fulfilling prophecy. It's not a law of nature; it's a commitment by the industry.
    Attribution
    Carver Mead, Caltech, 1970s (paraphrased; exact source uncertain)
  • Text
    The transistor count of the H100 is 92 billion. That's 40 million times more than the 4004. In 52 years.
    Attribution
    NVIDIA marketing, 2023, celebrating Moore's Law's continuation

Sources

  • Date
    April 19, 1965
    Note
    The original observation; 2-page article with semi-log plot of transistor count vs. time
    Type
    primary
    Pages
    114–117
    Title
    Cramming More Components onto Integrated Circuits
    Author
    Gordon E. Moore
    Publication
    Electronics Magazine
  • Date
    October 1974
    Note
    Dennard Scaling principle; explains how Moore's Law remained sustainable 1974–2005
    Type
    primary
    Issue
    5
    Pages
    256–268
    Title
    Design of Ion-Implanted MOSFETs with Very Small Physical Dimensions
    Author
    Robert H. Dennard et al.
    Volume
    9
    Publication
    IEEE Journal of Solid-State Circuits
  • Date
    2006
    Note
    Historical overview of Moore's Law and its role in semiconductor industry
    Type
    secondary
    Issue
    3
    Pages
    52–67
    Title
    Understanding Moore's Law: Four Decades of Innovation
    Author
    David A. Brock
    Volume
    28
    Publication
    IEEE Annals of the History of Computing
  • Date
    1997
    Note
    Comprehensive history; includes interviews with Moore, Noyce, and other pioneers
    Type
    secondary
    Title
    The Silicon Engine: A History of Semiconductor Electronics
    Author
    Hans Mark & Carver Mead
    Publication
    Smithsonian Institution Press
  • Date
    March 2011
    Note
    Koomey's Law; demonstrates that energy efficiency gains have outpaced Moore's Law since 2000
    Type
    secondary
    Title
    Koomey's Law: Energy Efficiency Improves Exponentially
    Author
    Jonathan Koomey
    Publication
    IEEE Spectrum
  • Date
    2000
    Note
    Explains how the foundry business model (TSMC) decoupled design from manufacturing
    Type
    secondary
    Title
    The Foundry Model: Enabling Moore's Law for Fabless Companies
    Author
    Morris Chang
    Publication
    TSMC Annual Report
  • Date
    2021
    Note
    Intel's strategy for sustaining Moore's Law via process leadership and chiplet architecture
    Type
    secondary
    Title
    Intel's Path Forward: Accelerating Innovation
    Author
    Pat Gelsinger
    Publication
    Intel Investor Relations
  • Date
    April 2022
    Note
    Recent analysis of Moore's Law's slowdown and transition to 3D scaling
    Type
    secondary
    Issue
    4
    Pages
    44–49
    Title
    The End of Moore's Law?
    Author
    W. Wayt Gibbs
    Volume
    326
    Publication
    Scientific American
  • Url
    https://www.intel.com/content/www/us/en/history/history-of-intel.html
    Note
    Digital and physical archives of Intel's chip designs, process roadmaps, and Moore's Law documentation
    Type
    database
    Title
    Intel Museum Archives
  • Url
    https://americanhistory.si.edu/collections/search?q=Moore%27s+Law
    Note
    Holdings include Intel 4004 die, original Electronics Magazine article, and semiconductor artifacts
    Type
    database
    Title
    Smithsonian National Museum of American History — Information Age Collection

Source of Truth

🗺 POCKET MAP
🗺 Museum Map
Galleries
Plan your visit
Your route
…tracing your steps…
QR code linking back to this exhibit
SCAN TO RETURN TO THIS EXHIBIT